


Fig. 1

New LRU bits


~										
2-MRU-3	N/C	N/C	<b>—</b>	0	N/C	<b></b>	0	<del></del>	0	×
1-MRU-3	N/C		N/C	0		N/C	0		×	0
1-MRU-2	N/C		0	N/C	1	0	N/C	×	<del>,</del> -	0
0-MRU-3	—	N/C	N/C	0			×	N/C	0	0
0-MRU-2	<b></b>	N/C	0	N/C		×	<del>,</del>	0	N/C	0
0-MRU-1	<del></del>	0	N/C	N/C	×			0	0	N/C
Way Accessed	0	-	7	3	0,1	0,2	0,3	1,2	1,3	2,3

Fig. 2



Function Unit Dispatch Pattern

Fig. 3



Pipeline Timing Diagram Fig.~4

6 5 0	XSTREAM 110111	XSTREAM 110111
9	<b>~</b> 0	× 11
0	1DX 00000	STX 00001
11 10		
15	MASK	MASK
16 15	RT	RT
21 20		:
	RS	RS
26 25	0	0
31	Special 0000000	Special 0000000

Masked Load/Store Instructions

Fig. 5

0	0		
31 Byte Pattern Mask	31 Register Start Mask	End of Mask	

LDX/STX Mask Registers

5 0	XSTREAM 110111	XSTREAM 110111
11 10 6 5	ADDX 00010	SUBX 00011
16 15 11	RD	RD
21 20 16	RT	RT
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

Special Arithmetic Instructions

Fig. 7

26 25	25	11 10	9	5 0
SPECIAL	COUNT		SIESTA	XSTREAM
000000		0	00100	110111

Siesta Instruction

5 0	XSTREAM 110111	XSTREAM 110111
10 6 5	GETSPC 10000	FREESPC 10001
15 11 10	RD	00000
21 20 16 15	00000	00000
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

PMU - Packet Memory Instructions

Fig. 9

				***				
5 0	XSTREAM 110111							
11 10 6	PKTEXT 10010	PKTINS 10011	PKTDONE 10100	PKTMOVE 10101	PKTUPD 10110	PKTPR 10111	PKTMAR 11010	PKTACT 11011
16 15 11	00000	RD	00000	00000	00000	ITEM	00000	RD
21 20 16	00000	RT	RT	RT	RT	RT	RT	000000
26 25 21	RS							
31 26	Special 0000000							


PMU - Queuing System Instructions

## Fig 10

0	7	T .
0	XSTREAM 110111	XSTREAM 110111
11 10 6 5	RELEASE 11000	GETCTX 11001
II CI 9I	00000	RD
71 70 16	00000	00000
17	00000	RS
97 16	Special 0000000	Special 0000000

PMU - RTU Instructions


Fig. 11



8 7 5 4 3 2 000 KSU 0
8 7 5
8 7 5
8 7 5
∞
IM
15
000000
23 22 B E V
00000
29 28 27 0 C 0 U
29
31 000


Status Register

Fig. 13




Cause Register

Fig. 14



Global Cause Register

Fig. 15



Extended Interrupt Mask Register

Fig. 16

0		1
7	GTIP	
15 8	TIP	
24 23 16	CNAIP	
29 28 24	PMUIP	
31 29	000	

Local GTIP	Clear Selected Bits
Local TIP	Clear Selected Bits
Local CNAIP	No
Local PMUIP	No
Read	Write

Extended Interrupt Pending Register


Fig. 17

7	GTIP	
15 8	TIP	
23 16	CNAIP	
29 28 24	PMUIP	
31 29	000	

00000000	Deliver Selected Interrupts
Unrouted TIP	Deliver Selected Interrupts
Unrouted CNAIP	No
Unrouted PMUIP	No
Read	Write


Global Extended Interrupt Pending Register

Fig. 18




PMU/SPU Interface

Fig. 19



SIU/SPU Interface

Fig. 20



Performance Counter Interface Fig. 21




Fig. 22

	<u>BEV</u>	<u>Cause</u>	<u>Virtual Address</u>	Physical Address	Memory Type
	1	Reset	BFC00000	01FC00000	uncached
the first and the first	1	TLB Refill	BFC00200	01FC00200	uncached
	1	General	BFC00380	01FC00380	uncached
	0	TLB Refill	80000000	0000000000	determined by KO
	0	General	80000180	0000000180	determined by KO
	0	XCInterrupt	80000480	0 000000480	determined by KO
įmb	0	Activation	(VA Configurab	le within the PMU)	

## **XCaliber Vectors**

Fig. 23

<b>Exceptions</b>	Cause Code
Address Error - Instruction	4
Address Error - Data Load	4
Address Error - Data Store	5
TLB refill - Instruction	2
TLB invalid - Instruction	2
TLB refill - Data Load	2
TLB refill - Data Store	3
TLB invalid - Data Load	2
TLB invalid - Data Store	3
TLB modify - Data Store	1
Bus error - Instruction	6
Bus error - Data	7
Integer overflow	12
Trap	13
System Call	8
Breakpoint	9
Reserved instruction	10
Coprocessor unusable	11
Watch	23
Interrupt	0
XC Interrupt	0

**List of Vector Exceptions** 

Fig. 24

31

Context Number

0

3 2

Context Number Register

## 

Config Register

Current State	SIU Input	<b>Dispatched one instruction</b>	Next State
		this cycle	
Run	Run	X	Run
	Idle	X	Idle
	Step	X	Stop
Run Idle	Run	X	Run
	Idle	X	Idle
	Step	X	Step
Step	Run	X	Run
	Idle	X	Idle
	Step	0	Step
	Step	1	Step_Idle
Step Idle	Run	X	Run
	Idle	X	Idle
	Step	X	Step Idle

## **Operation of the OCI State Machine**

Bit Value	<b>Type</b>
000	Branch Not Taken
001	Branch Taken
010	JMP, ERET
011	Exception - TLB Refill
100	Exception - General Exception
101	Exception - Packet Load Exception
110	Exception - Extended Interrupt
111	Invalid

Fig. 28




Fig. 29